## SEMICONDUCTOR DEVICE WITH INDUCTIVE COMPONENT AND METHOD OF MAKING

Invented by

Robert B. Davies

a resident of

433 East McKinley Street Tempe, Arizona 85281-1026

a citizen of the United States

1	SEMICONDUCTOR DEVICE WITH INDUCTIVE COMPONENT
2	AND METHOD OF MAKING
3	
4	
5	Background of the Invention
6	
7	The present invention relates in general to semiconductor
8	devices and, more particularly, to integrated circuits formed
9	with inductive components such as planar inductors and
10	transformers.
11	
12	Many semiconductor devices integrate both active and
13	passive components on the same die in order to reduce the
14	manufacturing cost of electronic systems. For example, many
15	wireless communication systems are fabricated with an
16	integrated circuit that includes a low noise radio frequency
17	input amplifier and a bandpass or impedance matching filter
18	formed on the same semiconductor die. The filter often
19	includes a planar inductor or transformer which is integrated
20	on the semiconductor die along with the amplifier's active
21	transistors.
22	
23	However, most integrated electromagnetic devices such as
24	inductors suffer from a low quality factor owing to a low
25	resistivity semiconductor substrate used to avoid a latchup

condition of the integrated circuit. The proximity of the 1 2 inductor to the low resistivity substrate induces parasitic 3 image currents in the substrate that load the inductor and reduce its quality factor. Moreover, the semiconductor 4 5 material used to form the substrate typically has a high 6 dielectric constant which produces a high parasitic capacitance of the inductor, which reduces its frequency 7

8 response and degrades the performance of the integrated

9 circuit.

Hence, there is a need for an integrated circuit and method of fabrication that provides a high quality factor inductive component in order to maintain a low system cost and a high performance of the integrated circuit.

1	Brief Description of the Drawings
2	
3	FIG. 1 shows a top view of an integrated circuit; and
4	
5	FIG. 2 shows a top view of a portion of a dielectric
6	region of the integrated circuit;
7	
8	FIG. 3 shows a cross-sectional view of a selected portion
9	of the integrated circuit after a first processing step;
10	
11	FIG. 4 shows a cross-sectional view of the selected
12	portion of the integrated circuit after a second processing
13	step;
14	
15	FIG. 5 shows a cross-sectional view of the selected
16	portion of the integrated circuit after a third processing
17	step;
18	
19	FIG. 6 shows a cross-sectional view of the selected
20	portion of the integrated circuit after a fourth processing
21	step;
22	
23	FIG. 7 shows a cross-sectional view of the selected
24	portion of the integrated circuit after a fifth processing
25	step;

transformer.

1 FIG. 8 shows a cross-sectional view of the selected portion of the integrated circuit after a sixth processing 2 3 step; 5 FIG. 9 shows a cross-sectional view of the selected portion of the integrated circuit after a seventh processing 6 7 step; 8 9 10 shows a cross-sectional view of the selected 10 portion of the integrated circuit after an eighth processing 11 step; 12 13 FIG. 11 is a schematic diagram of a portion of the 14 integrated circuit including a transistor and a transformer; 15 16 is a top view of a first portion of FIG. 12 transformer formed in the dielectric region of the integrated 17 18 circuit; 19 13 is a top view of a second portion of the 20 21 transformer; and 22 23 FIG. 14 is a top view of the transformer showing the 24 relationship of the first and second portions the

25

1	Detailed Description of the Drawings
2	
3	In the figures, elements having the same reference
4	numbers have similar functionality.
5	
6	FIG. 1 is a top plan view of an integrated circuit 10,
7	showing a semiconductor substrate 11 having a top surface 32
8	for defining an active region 12 and a low permittivity
9	dielectric region 14. Active region 12 is formed with active
10	circuitry that includes transistors and/or other active
11	components. Components of integrated circuit 10 are
12	configured to operate at a frequency of at least six
13	gigahertz. In one embodiment, substrate 11 is formed with
14	silicon.
15	
16	Dielectric region 14 is formed within a boundary 15 of an
17	insulating material having a reduced permittivity structure.
18	Hence, dielectric region 14 is ideal for forming passive
19	components such as inductors which have a low parasitic
20	capacitance and a high degree of electrical isolation from
21	substrate 11, and therefore a high quality factor and
22	frequency response. A recessed region 76 is defined by edges
23	70 and 71 of a surface 73 formed on a bottom surface of

substrate 11 as described below to further enhance the quality

factor of passive components formed on dielectric region 14.

A recessed region 93 is used to align integrated circuit
10 on a die attach flag with other similarly configured
3 semiconductor dice to provide a circuit with multiple
4 interconnected semiconductor dice. Recessed region 93 has a
5 sloped edge defined by corners or edges 91 and 92 as described
6 in further detail below.

FIG. 2 is a top view of integrated circuit 10 showing a

7

8

portion of dielectric region 14 in further detail. 9 dielectric material 17 is formed on substrate 11 so as to 10 define an array of holes or cavities 16. Cavities 11 typically are filled with a gaseous material or vacuum which 12 has a low dielectric constant, thereby reducing the effective 13 and enhancing the frequency response permittivity 14 components formed on dielectric region 14. Dielectric 15 material 17 is preferably formed to a depth of at least five 16 electrically isolate 17 in order to micrometers components from being loaded by substrate 11. 18 embodiment, dielectric material 17 comprises thermally grown 19 silicon dioxide formed to a depth of about thirty micrometers 20 and formed in accordance with a method disclosed in pending 21 U.S. patent application serial number 09/527,281, filed on 22 March 17, 2000 by the same inventor, Robert B. Davies, and 23 entitled "Die Attachment and Method". The effective width of 24 cavities 16 is about 1.2 micrometers and cavities 16 are 25

separated by dielectric material 17 having a typical width of 1

2 0.4 micrometers.

3

4

Passive components such as inductors and transformers often occupy a large die area. To accommodate these passive 5 components, the die area occupied by dielectric region 14 is 6 similarly large. For example, in one embodiment, dielectric 7 region 14 occupies a die area of about one hundred thousand 8 square micrometers. Therefore, dielectric region 14 is formed with dielectric material 17 comprising thermally grown silicon dioxide, which has a high mechanical strength in order to resist cracking during the manufacturing process and while operating integrated circuit 10 over its specified temperature 13

15

14

range.

FIG. 3 is a cross-sectional view of a selected portion of 16 integrated circuit 10, showing details of active region 12 and 17 dielectric region 14 after a first processing step. A region 18 29 is formed adjacent to a bottom surface 34 of substrate 11 19 with a low resistivity p-type semiconductor material, which 20 provides a low minority carrier lifetime that avoids a latchup 21 condition of integrated circuit 10. In one embodiment, region 22 29 has a resistivity of about 0.01 ohm-centimeters. 23 epitaxial region 19 is formed to overlie region 29 and extend 24 to top surface 32. Epitaxial region 19 comprises a higher 25

- 1 resistivity p-type semiconductor material suitable for forming
- 2 active circuitry. In one embodiment, epitaxial region 19 has
- 3 a resistivity of about ten ohm-centimeters.

- 5 Active region 12 includes a transistor 20 operating as an
- 6 n-channel metal oxide semiconductor field effect transistor.
- 7 Heavily doped n-type regions 21 and 22 are formed at top
- 8 surface 32 within epitaxial region 19 to function as a source
- 9 21 and drain 22 of transistor 20, respectively. A conductive
- 10 material such as doped polysilicon is formed on top surface 32
- 11 to function as a source electrode 23 and a drain electrode 24
- 12 for providing electrical contact to source 21 and drain 22,
- 13 respectively. A layer of conductive material is disposed over
- 14 a gate dielectric 26 as shown to function as a control or gate
- 15 electrode 25 of transistor 20. In one embodiment, transistor
- 16 20 is a component of a high frequency amplifier operating at
- 17 about six gigahertz.

18

- 19 Dielectric region 14 is formed by selectively etching
- 20 semiconductor material from substrate 11 to form an array of
- 21 columnar openings and then thermally oxidizing the remaining
- 22 semiconductor material to form dielectric material 17 to
- 23 define sidewalls of cavities 16. In one embodiment,
- 24 dielectric material 17 extends within substrate 11 from
- 25 surface 32 to a surface 36 to a depth D=30.0 micrometers. A

cap layer 38 is formed by depositing a semiconductor oxide 1

2 material to seal off cavities 16. Devices in active region

3 12, such as transistor 20, typically are fabricated after

dielectric material 17 is thermally formed in order to avoid 4

5 subjecting these active devices to high temperatures that

could adversely modify their performance. 6

dielectric region 14 is about 2.5.

7

8

Cavities 16 typically contains a gaseous material such as 9 air that has a dielectric constant approaching one. 10 embodiment, dielectric material 17 comprises thermally grown silicon dioxide, which has a dielectric constant of about 3.8. 11 12 When combined with the effective relative permittivity of 1.0 that characterizes cavities 16. 13 the 14 effective relative permittivity or dielectric constant of

16

15

An interlevel dielectric layer 28 is formed over top 17 surface 32 to overlie active region 12 and dielectric region 18 In one embodiment, dielectric layer 28 comprises silicon 19 20 dioxide deposited to a thickness of about five thousand 21 angstroms between top surface 32 and an interconnect surface 22 31 of dielectric layer 28. Dielectric layer 28 may be subjected to a chemical mechanical polishing or 23 24 process to provide a high degree of planarity of surface 31. 25 FIG. 4 is a cross-sectional view of the selected portion of

1 integrated circuit 10 after a second processing step. 2 photoresist layer 42 is formed over surface 31 and patterned Integrated circuit 10 is then subjected to a 3 standard anisotropic etch to remove material from dielectric 4 5 layer 28 and cap layer 38 sufficient to open up those cavities which are not covered by photoresist layer 6 42. 7 isotropic etching step is then used to selectively remove sidewall material from the opened cavities 16 to form a trench 8 9 In one embodiment, dielectric region 14 comprises silicon dioxide, and an etchant with a high selectivity for silicon dioxide over silicon is used. Hence, region 29 functions as an etch stop to ensure that a bottom surface 39 of trench 40 is adjacent to region 29. In one embodiment, trench 40 is formed to a width W of about thirty micrometers.

**4** 16 To ensure that dielectric material 17 is completely 17 removed from bottom surface 39 so that region 29 is exposed, isotropic etching step is timed to slightly overetch 18 19 dielectric material 17. As a result, one or two rows of cavities 16 that underlie photoresist layer 42 may be removed 20 and sidewalls 41 may not be perfectly vertical in shape. 21 22 Since the width of dielectric material between cavities 16 is about 0.4 micrometers while the width of trench 40 is much 23 greater, e.g., thirty micrometers, a small degree 24 overetching is not considered deleterious and can increase the 25

1 effective surface area of trench 40 over what would be 2 achieved if sidewalls 41 were perfectly vertical. increased surface area has an advantage of reducing the 3 effective resistance of an embedded conductor, particularly

when operating at a high frequency greater than about one

when the resistance is determined by the skin effect such as

6

7 gigahertz.

8

9

10

11

12

13

14

15

16

5

To obtain the benefits of low relative permittivity, dielectric region 14 is formed to extend beyond the area occupied by trench 40 so that one or more cavities 16 lies adjacent to trench 40. In one embodiment, cavities 16 are considered to lie adjacent to trench 40 where the effective dielectric constant of dielectric region 14 is at least ten percent lower than the dielectric constant of dielectric material 17.

17

FIG. 5 is a cross-sectional view of the selected portion 18 19 integrated circuit 10 after a third processing step. Photoresist layer 42 is removed and a conductive layer 44 is 20 deposited to a thickness of about five hundred angstroms to 21 22 cover surface 31 as well as sidewalls 41 and bottom surface 39 In one embodiment, layer 44 is formed with a 23 of trench 40. 24 metal such as platinum, titanium or cobalt which can combine 25 with silicon to form a silicide.

FIG. 6 is a cross-sectional view of the selected portion 1 integrated circuit 10 after a fourth processing step. 2 Integrated circuit 10 is subjected to an etching step that 3 removes layer 44 from regions adjacent to surface 31 4 Along bottom surface 39 of trench 40, sidewalls 41. 5 conductive material used to form layer 44 combines 6 semiconductor material from region 29 to form a silicide layer 7 51 that is resistant to the etching step. In one embodiment, 8 platinum is used to form layer 44, region 29 is formed with 9 silicon, and the etching step is performed using an aqua regia 10 or similar etchant. The aqua regia etchant removes elemental 11 platinum from regions adjacent to surface 31 and sidewalls 41, 12 but the platinum adjacent to bottom surface 39 combines with 13 silicon from region 29 to form conductive platinum silicide 14 which functions as silicide layer 51 which is not removed by 15 16 the aqua regia etch.

17

18 FIG. 7 is a cross-sectional view of the selected portion 19 of integrated circuit 10 after a fifth processing step. A 20 thin dielectric material is deposited over integrated circuit 21 10 and then anisotropically etched to form spacers 43 along 22 sidewalls 41 of trench 40. In one embodiment, spacers 43 are 23 formed with silicon nitride to a thickness of about two 24 thousand angstroms.

To ensure an adequate barrier for subsequent etching 1 processes, a plating voltage  $V_{\text{Pl}}$  is applied to bottom surface 2 34 to produce a plating current  $I_{P1}$  that flows through region 3 29 and silicide layer 51 to electroplate additional platinum 4 over silicide layer 51, thereby forming a layer 46 that 5 increases the overall thickness of conductive material over 6 bottom surface 39. In one embodiment, platinum is plated to 7 form layer 46 to a thickness of about five thousand angstroms. 8 Plating voltage  $V_{Pl}$  typically is applied uniformly over bottom surface 34 to ensure a uniform distribution of plating current 10 within trench 40 and within trenches of other integrated 11 circuit dice (not shown) fabricated on the same wafer as 12 13 integrated circuit 10.

14

Plating voltage  $V_{P1}$  is then applied to electroplate a high 15 conductivity material such as copper upwardly from layer 46 to 16 fill trench 40 to a depth of about 0.5 micrometers below the 17 plane of surface 31 to form a conductor 47. Where the high 18 conductivity material is chemically reactive, a conductive 19 barrier layer 48 is formed over conductor 47 with a less 20 chemically active, low resistance material such as platinum to 21 enclose conductor 47 to avoid contaminating other portions of 22 integrated circuit 10 during subsequent processing steps. 23 Conductor 47 and barrier layer 48 are effectively connected in 24 parallel to function as an inductor 50. In one embodiment, 25

barrier layer 48 comprises platinum plated to a surface 49
which is substantially coplanar with surface 31. Such
coplanarity avoids metal thinning when covering a large step

4 and therefore facilitates making electrical connection to

5 relatively thick inductor 50 using standard, relatively thin

6 integrated circuit metallization.

7

The described plating method is not limited to forming inductors, but typically is used to concurrently form other integrated circuit passive components and structures which have a low parasitic capacitance and high frequency response.

For example, the plating method is used to form low series resistance capacitor plates, bonding pads and the like.

14

Note that the above described plating scheme provides a 15 conductive path through region 29 that couples plating voltage 16  $V_{\text{Pl}}$  from bottom surface 34 of substrate 11 to bottom surface 39 17 to plate the high conductivity material that forms conductor 18 47. Hence, plating voltage  $V_{P1}$  is applied to a first surface, 19 e.g., bottom surface 34, to plate high conductivity material 20 from a second surface, e.g., bottom surface 39, to form 21 conductor 47 at or adjacent to a third surface of substrate 22 Most if not all existing plating 11, e.g., surface 31. 23 schemes apply a plating voltage at the edge of the top surface 24 of a semiconductor wafer in order to plate a passive component 25

14

15

16

17

18

on the top surface. Such schemes typically require that a 1 blanket seed layer be formed on the top surface to receive the 2 plating voltage and an additional photoresist layer be formed 3 and patterned to define the plated region. However, to insure 4 uniform plating, voltage drops must be minimized across the 5 seed layer, which limits the magnitude of the plating current 6

and increases the time needed for completing the plating step, 7

thereby increasing the fabrication cost. 8

9

With the plating scheme shown in FIG. 7, virtually equal resistances are maintained between bottom surface 34 and the various trenches to be plated, which allows a higher magnitude of plating current to flow without producing voltage drops that can reduce plating uniformity. The higher plating current results in a shorter plating time, which reduces the fabrication cost of integrated circuit 10. Moreover, a seed layer is not needed for plating inductor 50, which further reduces the fabrication cost.

19

FIG. 8 is a cross-sectional view of the selected portion 20 integrated circuit 10 after a sixth processing step. 21 Dielectric layer 28 is selectively etched through and filled 22 with a conductive material such as copper, tungsten, or 23 aluminum to form a via 55 that electrically contacts drain 24 electrode 24 of transistor 20. In one embodiment, vias 55 are 25

- 1 formed with tungsten to a thickness of about 0.5 micrometers.
- 2 Alternatively, dielectric layer 28 is selectively etched to
- 3 form a contact opening that exposes drain electrode 24 for
- 4 contacting directly to an interconnect trace.

6

7

8

9

10

11

12

13

15

16

17

18

19

20

21

22

A conductive film is deposited over dielectric layer 28 and selectively etched to form a standard integrated circuit interconnect metallization trace 57 as shown to electrically couple drain electrode 24 through via 55 to inductor 50. one embodiment, trace 57 is formed with copper plated to a thickness of about 0.5 micrometers. As described above, surface 49 of inductor 50 is formed to be substantially coplanar with surface 31, so there is little or no step between dielectric layer 28 and inductor 50. As a result of the coplanarity, trace 57 is formed to directly contact inductor 50 at surface 49 while maintaining a substantially constant thickness. That is, there is little or no thinning of trace 57 due to poor step coverage because there is little or no height difference or step between surface 31 and surface Since there is little or no thinning, trace 57 has a low resistance and a high reliability of integrated circuit 10 is achieved.

23

Depending on the application and/or the complexity of integrated circuit 10, additional interconnect layers may be

- 1 formed over trace 57 by alternately depositing and selectively
- 2 etching interlevel dielectric and conductive films in
- 3 accordance with standard integrated processing.

- 5 A dielectric layer 58 is formed over trace 57 and/or the
- 6 additional interconnect layers. Dielectric layer 58 is
- 7 patterned and etched to form openings which are filled with a
- 8 conductive material to produce an array of vias 59 that
- 9 contact trace 57. In one embodiment, dielectric layer 58
- 10 comprises polyimide formed to a thickness of about ten
- 11 micrometers and vias 59 comprise plated copper.

12

- Geometrically, inductor 50 is formed as a spiral inductor
- 14 whose windings lie in a lower level plane 33 running parallel
- 15 to surface 31. To maintain a small die size while forming a
- 16 high performance transformer or an inductor with a higher
- 17 inductance, one or more additional windings are formed in an
- 18 upper level plane 37 running parallel to surface 31 as
- 19 follows.

20

- 21 A conductive material is deposited over dielectric layer
- 22 58 to form a seed layer 54 that functions as a plating
- 23 electrode. A thick photoresist layer 56 is formed over seed
- 24 layer 54 and then exposed and developed to form a trench 62
- 25 over vias 59. A plating voltage  $V_{P2}$  is applied to bottom

surface 34 and coupled through region 29, inductor 50, trace 1 57 and vias 59 to seed layer 54 to plate a conductive material 2 such as copper within trench 62 to form an inductor 250. 3 inductor 250 preferably is least thickness of at 4 micrometers to provide a low series resistance. 5 embodiment, inductor 250 is formed to a thickness of about 6 thirty micrometers. Depending on the interconnection scheme, 7 magnetic fields produced by a varying current flowing through 8 inductors 50 and 250 are electromagnetically coupled so that 9 to produce an increased and 250 combine 50 inductors 10

12

13

14

15

16

17

transformer.

11

The steps used for forming inductor 250 can also be used to form traces for interconnecting multiple dice mounted in a plane in the same package. In that case, plating voltage  $V_{P2}$  is applied to seed layer 54 to plate the conductive material to form inductor 250 and the interconnect traces.

inductance or may be coupled to interact to function as a

19

20

21

22

23

24

25

18

FIG. 9 shows a cross-sectional view of the selected portion of integrated circuit 10 after a seventh processing step. Photoresist layer 56 is removed and seed layer 54 is etched to remove the portion not covered by inductor 250. A passivation layer 61 is formed over dielectric layer 58, inductor 250 and other exposed portions of integrated circuit

The effective parasitic capacitance of inductor 250 is a 1 function of the thickness and permittivity of passivation 2 layer 61. Hence, in applications where it is advantageous to 3 form inductors 50 and 250 with generally equal parasitic 4 capacitances, the thickness of passivation layer 61 can be 5 adjusted to set the effective interwinding permittivity of 6 inductor 250 to match or equal the effective interwinding 7 permittivity of inductor 50. For example, in an embodiment 8 where windings of inductor 250 are spaced thirty micrometers 9 apart, passivation layer 61 comprises polyimide with 10 relative permittivity of about 2.8 and a thickness of about 11 twenty-six micrometers to produce a relative interwinding 12 permittivity of about 2.5 to match the effective permittivity 13 of dielectric region 14. 14

15

FIG. 10 shows a cross-sectional view of the selected 16 portion of integrated circuit 10 after an eighth processing 17 Bottom surface 34 is patterned and substrate 11 is 18 selectively etched to form recessed region 93 defined by edges 19 91 and 92 as indicated above. In one embodiment, substrate 11 20 is etched so that edges 91 and 92 bound a side surface 94 21 extending to a surface 35 whose height is about four hundred 22 micrometers above the height of bottom surface 34. Substrate 23 11 preferably is etched isotropically to produce etched side 24 surface 94 along a crystallographic plane of substrate 11 at a 25

predictable angle A of about 54.7 degrees with respect to the 1

plane of bottom surface 34. 2

3

Surface 35 is patterned and etched to remove material 4 from region 29 to form recessed region 76 to extend from 5 to silicide layer 51 and/or surface 36 of surface 35 6 dielectric material 17. In one embodiment, silicide layer 51 7 comprises platinum silicide and material is removed from 8 region 29 with an etchant that includes potassium hydroxide. 9 Even if platinum silicide is removed from silicide layer 51 by the potassium hydroxide etchant, virtually zero platinum is consumed from layer 46, which therefore provides a complete Silicon dioxide resists etching with potassium 13 etch stop. hydroxide and therefore functions as a natural etch stop to 14 allow a degree of overetching that ensures that recessed 15 region 76 extends to silicide layer 51 and surface 36, i.e., 16 that silicide layer 51 and surface 36 are exposed. 17 etching step typically is preferential, which produces an 18 etched surface 73 along a crystallographic plane of substrate 19

22

20

21

of surface 35.

Because the conductive material of region 29 is removed 23 to form recessed region 76, substantially zero parasitic image 24 currents are induced in substrate 11 by changing magnetic 25

11 at angle B of about 54.7 degrees with respect to the plane

fields induced by currents flowing through inductors 50 and 1

As a result, inductors 50 and 250 have higher quality 2

factors than previous integrated inductors. Moreover, there 3

is effectively zero parasitic capacitance to substrate 11, 4

which increases the frequency response of inductors 50 and 5

Integrated circuit 10 is mounted to a die attach pad 72

250. 6

7

8

of an integrated circuit package which includes a pedestal 74 9 having side surface 75 formed at angle A for mounting 10 substrate 11. In one embodiment, pedestal 74 does not extend 11 above surface 35, so that recessed region 76 forms a cavity between an upper surface 77 of pedestal 74, which reduces 13 loading of inductors 50 250. In another embodiment, material 14 is removed from pedestal 74 in a region adjacent to surface 77 15 to further increase the volume of the cavity formed by 16 pedestal 74 and recessed region 76. Recessed region 76 17 preferably has a height of at least thirty micrometers. 18 one embodiment, the height of recessed region 76, i.e., the 19 distance between surface 35 and bottom surface 39 is about one 20 hundred micrometers. Recessed region 76 preferably has a 21 height of at least thirty micrometers. In one embodiment, the 22 height of recessed region 76, i.e., the distance between 23 surface 35 and bottom surface 39 is about one hundred 24 micrometers. 25

Note that a gap is formed between surfaces 75 and 94 and 1 between surfaces 78 and 35 as shown to reduce thermal and/or 2 mechanical stress between substrate 11 and die attach pad 72. 3 The gap may by fully or partially filled with excess die 4 attach material such as gold, solder, or electrically 5 conductive epoxy used to bond surface 35 to surface 77. 6 material preferably has а high attach 7 conductivity. 8

9

FIG. 11 is a schematic diagram of the selected portion of including transistor 20 and а integrated circuit 10 transformer 90 formed in dielectric region 14.

13

Transformer 90 has a primary winding 150 that includes a lower portion formed in lower level plane 33 which is designated as inductor 50 and an upper portion formed in upper 16 1 m Inductor 50 level plane 37 and designated as inductor 250. 17 has an electrode 82 for coupling through trace 57 to drain 18 electrode 24 of transistor 20, and an electrode 83 for 19 serially coupling to inductor 250. An electrode 81 is used to 20 contact other circuitry (not shown). A secondary winding 160 21 has a lower portion formed in lower level plane 33 which is 22 designated as inductor 60, and an upper portion formed in 23 upper level plane 37 which is designated as an inductor 260. 24 Inductor 60 has an electrode 84 for external coupling and an 25

electrode 85 for serially coupling to inductor 260. Inductor 1

260 is further coupled to a center tap electrode 86 of 2

transformer 90. A secondary winding 180 has a lower portion 3

formed in lower level plane 33 and designated as an inductor 4

80, and an upper portion formed in upper level plane 37 and 5

designated as an inductor 280. Inductor 80 is coupled to 6

center tap electrode 86 and serially coupled to inductor 280 7

Inductor 280 further includes an electrode 87. 8

electrode 88 for external coupling.

13

14

15

16

17

symmetry.

FIG. 12 is a top view of a first portion of transformer 90 as formed in dielectric region 14 showing features formed in lower level plane 33, including planar spiral inductors 50, 60 and 80. Even though inductors 50, 60 and 80 are formed concurrently in lower level plane 33, they are shown with different fill codes to more clearly show their geometric

18

Primary winding 150 conducts a primary current  $I_P$  through 19 inductor 50 from electrode 82 to electrode 83. Current  $I_{\mbox{\tiny P}}$ 20 induces a secondary current  $I_{\text{S1}}$  in secondary winding 160 and a 21 secondary current  $I_{s2}$  in secondary winding 180. 22 current  $I_{\rm S1}$  flows through inductor 60 from electrode 85 to 23 electrode 84, while secondary current  $I_{\text{s2}}$  flows through 24 inductor 80 from electrode 87 to electrode 86 as shown. 25

16

1 Electrodes 82-87 include vias similar to vias 55 and/or vias

2 59 as appropriate for internally and/or externally coupling to

3 transformer 90. For example, electrode 82 comprises one or

4 more of vias 55 for coupling to trace 57 and transistor 20 as

5 shown, while electrode 83 includes one or more of vias 59 for

6 coupling inductor 50 to inductor 250. In one embodiment, the

7 width of inductors 50, 60 and 80 is thirty micrometers and the

8 separation between adjacent inductors is thirty micrometers.

9 Inductor 60 is formed as an outer winding while inductor 80 is

10 formed as an inner winding. Inductor 50 is formed to lie

between inductors 60 and 80 so that primary winding 150 is

12 close coupled to both secondary windings 160 and 180. In one

13 embodiment, inductors 60 and 80 are adjusted to have

14 substantially equal lengths to produce substantially equal

15 inductances.

17 FIG. 13 is a top view of a second portion of transformer

18 90 as formed over dielectric region 14 showing features formed

19 in upper level plane 37. Individual inductors that are formed

20 in upper level plane 37 are shown with different fill codes to

21 more clearly show the current flow through transformer 90.

22 The second portion of transformer 90 is configured similarly

23 to the first portion with three planar spiral windings as

24 shown which are electrically coupled to windings formed in

25 lower level plane 33. Primary current  $I_P$  flows from inductor

50 through electrode 83 and inductor 250 and to other 1 circuitry (not shown) at electrode 81. Secondary current  $I_{S1}$ 2 flows from inductor 260 at electrode 85 through inductor 60 to 3 center tap electrode 86. Secondary current  $I_{\text{S2}}$  flows from 4 center tap electrode 86 through inductor 80 to electrode 87 5 and through inductor 280 to electrode 88 for external 6

coupling. 7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

Inductor 260 is formed as an inner winding while inductor 280 is formed as an outer winding and inductor 250 is formed to lie between inductors 260 and 280. Hence, inductor 60 of secondary winding 160 is formed as an outer winding while inductor 260 is formed as an inner winding. Similarly, inductor 80 of secondary winding 180 is formed as an inner winding while inductor 280 is formed as an outer winding. In one embodiment, inductors 60 and 80 are adjusted to have substantially equal lengths to produce substantially equal inductances. Alternatively, transformer 90 can be configured so that a difference in the inductances of inductors 260 and compensated by a comparable difference the is inductances of inductors 60 and 280, so that secondary windings 160 and 180 have substantially equal or matched 23 inductances.

24

25

Hence, transformer 90 is formed so the geometries of the

THE THE PARTY OF THE PERSON AND PERSON AND PROPERTY.

upper and lower portions of transformer 90 are selected to 1 provide total inductances of secondary windings 160 and 180 2 which are substantially equal. A greater length of inductor 3 60 over inductor 80 in the lower portion of transformer 90 is 4 offset by a greater length of inductor 280 over inductor 260 5 in the upper portion of transformer 90. Conversely, a greater 6 length of inductor 260 may be offset by a similarly greater 7 The parasitic capacitances of inductor 280. length of 8 inductors 60 and 80 are balanced with the respective parasitic 9 capacitances of inductors 260 and 280 by adjusting the 10 thickness of passivation layer 61. As a result, transformer 11 90 is suitable for use as a high performance balun in a 12 wireless communication device to convert a single ended six 13 gigahertz radio frequency signal through primary winding 150 14 to a balanced differential signal across secondary windings 15 16 160 and 180.

17

18 FIG. 14 is a top view of transformer 90 showing the upper 19 and lower portions of windings 150, 160 and 180 in one view to 20 more clearly indicate the relationship between windings formed 21 on lower level plane 33 and upper level plane 37. Note that 22 although inductors 50, 60, 80, 250, 260 and 280 are formed as 23 described above, each is shown with a unique fill code to more 24 clearly indicate the symmetry of windings 150, 160 and 180.

In summary, the present invention provides an integrated 1 circuit that has a dielectric region formed with a trench and 2 one or more cavities. A conductive material such as copper is 3 disposed within the trench to produce an inductor with a high 4 trench low series resistance. The inductance and 5 preferably at least five micrometers deep, so windings of the б inductor have a large cross section and surface area, which 7 produces the low series resistance. Moreover, the cavity in 8 dielectric dielectric region reduces the effective the constant or permittivity, so the inductor has a low parasitic 10 capacitance and high frequency response. The inductor is 11 formed in the trench so that its top surface is substantially 12 coplanar with the surface used to form interconnect traces of 13 the integrated circuit, which allows the inductor to 14 standard metal interconnect electrically contacted using 15 techniques. 16